Code generation for SPIM

Topics:

- Assembly language, assemblers MIPS R2000 Assembly language
	- Instruction set
	- MIPS design goals
	- Memory & registers
	- Instruction formats
	- **Some MIPS instructions**
- \triangleright Advanced topics
	- Macros
	- Procedure calls
	- \cdot I/O

Introduction

- \triangleright Instruction set:
	- The complete set of instructions (vocabulary) used by a machine

> Instruction Set Architecture (ISA):

- An abstract interface between the hardware and the lowestlevel software of a machine
- Includes:
	- Necessary information to write correct machine-language programs
	- Specification of instructions, registers, memory size, ...etc.

We will concentrate on MIPS- ISA

. Used by NEC, Nintendo, Silicon Graphics, Sony, ...

High-Level Language (HLL) Translation

 Compilers generate either machine language or assembly language object files

Assembly Language

- \triangleright Symbolic representation of the machine language of a specific processor
- Advantages
	- High execution speed
	- Smaller code size

Disadvantages:

- Machine specific
- Long programs
- Less programmer productivity
- Difficult to read, understand, & debug
- Lacks structure

Assemblers

Converts assembly language into machine code

 \triangleright Input:

- Assembly language program
- Output:
	- Object file containing
		- Non-executable machine instructions
		- Data
		- Bookkeeping info
- \triangleright Two phases:
	- Get locations of labels and build the symbol table
	- Translate statements into equivalent binary code
- \triangleright Symbol Table
	- Used to help resolve forward & external referencing to create the object file $\begin{array}{ccc} \hline \end{array}$ ($\begin{array}{ccc} \hline \end{array}$) and $\begin{array}{ccc} \hline \end{array}$ (

Translation of a C-Program Into Assembly

Example: C-Program

*#include <stdio.h> int main (int argc, char *argv[]) { int i; int sum = 0; for (i=0; i<= 100; i=i+1) sum = sum +i*i; printf("The sum from 0 .. 100 is %d\n", sum); }*

Equivalent Assembly Program (No Labels)

Equivalent Assembly Program (Labeled)

main:

loop:

str:

Instruction Design

\triangleright Instruction length:

- Variable length instructions:
	- Assembler needs to keep track of all instruction sizes to determine the position of the next instruction
- Fixed length instructions:
	- Require less housekeeping

 \triangleright Number of operands

Depend on type of instruction

SPIM

- \triangleright Software simulator for running MIPS R-Series processors' programs
- Why use a simulator?
	- MIPS workstations
		- Not always available
		- **Difficult to understand & program**
	- Simulator
		- **Better programming environment**
		- Provide more features
		- Easily modified

MIPS Processors

Addressing modes:

- Describe the manner in which addresses for memory accesses are constructed
- MIPS is a "Load-Store" architecture
	- Only load/store instructions access memory
- Data should be aligned (usually multiple of 4 bytes)
- More details in [MIPS Quick Reference](http://csjava.occ.cccd.edu/~pharao/CS116-MIPS-Reference.html)
- https://imagination-technologies-cloudfrontassets.s3.amazonaws.com/documentation/MD00565- 2B-MIPS32-QRC-01.01.pdf

Addressing Modes

 \triangleright Register addressing

- Operand is a register
- Value is the contents of the register
- \triangleright Base or displacement addressing
	- Operand is at the memory location whose address is the sum of a register and a constant in the instruction
- \triangleright Immediate addressing
	- Operand is a constant within the instruction itself
	- Immediate
- \triangleright PC-relative addressing
	- Address is the sum of the PC and a constant in the instruction
- \triangleright Pseudo-direct addressing
	- Jump address is the 26 bits of the instruction concatenated with the upper bits of the PC 13

Addressing Modes

14

Memory Organization

- \triangleright Memory is viewed as a large, single-dimensional array
- \triangleright To access a word, memory address is supplied by instruction
- \triangleright Memory address is an index to the array, starting at 0

Byte & Word Addressing

- Index points to a byte of memory
- Most data items use "words"
- Words are aligned at word boundaries
	- For MIPS, a word is 32 or 64 bits
	- They are usually called MIPS =32 & MIPS =64 respectively
	- We will only consider MIPS32
	- MIPS32 (4 bytes) can access
		- 2³² bytes with byte addresses from 0 to 2^{32} -1, or
		- ²³⁰ words with byte addresses 0, 4, 8, ... 2³²-4

MIPS Instruction Formats

- MIPS has 3 instruction formats
	- R-type (Register) format
	- J-type (Jump) format
	- I-type (Immediate) format
- All MIPS instruction formats are 32 bits long
	- Example: *add \$t0, \$s1, \$s2*
- Registers can be written in their symbolic or numeric forms
	- *\$t0=8, \$s1=17, \$s2=18*

R-Format (Register) Instructions

- **▶ op: Operation code (6-bits)**
- > rs; 1st source register (5-bits)
- > rt: 2nd source register (5-bits)
- *► rd:* **Destination register (5-bits)**
- *shamt:* Shift amount (5-bits)
- *funct:* Function code (6-bits)
	- The first (*op*) & last fields (*funct*), combined, indicate the type of instruction
	- Second (*rs*) & third (*rt*) fields are the source operands
	- Fourth field (*rd*) is the destination operand

18 *000000 10001 10010 01000 00000 100000 0 17 18 8 0 32 op rs rt rd shamt funct*

Registers Names & Numbers

SPIM

- ▶ Software simulator for running MIPS R-Series processors' programs
- \triangleright SPIM Simulator simulates most of the functions of three MIPS processors
- > More about SPIM will be discussed in the labs
- Why use a simulator?
	- MIPS workstations
		- Not always available
		- Difficult to understand & program
	- Simulator
		- Better programming environment
		- Provide more features
		- example and the contract of th

MIPS Design

Goals

- Maximize performance
- Minimize cost
- **Reduce design time**
- How can we reach these goals?
	- **•** Principles
		- 1. Simplicity favors regularity
		- 2. Smaller is faster
		- 3. Good design demands good compromises
		- 4. Make common case fast

 \triangleright Three operands keeps the instruction logically simple

- Examples:
	-
	-
	-
	-

C Code **Assembly Equivalent** \bullet A = b + c add a, b, c • $b = x * y$ mul b, x, y • $a = b + 42$ addi a, b, 42

Notes

- Consider the operator precedence
	- () before -
- This is a pseudo code
	- Cannot use the symbols g and h
	- Values should exist in some registers, then use register names or numbers 23

▶ More Examples: Using variable names C code: *A = B + C + D + E* MIPS pseudocode: *add A, B, C # add B + C,put result into A add A, A, D # put B + C + D into A add A, A, E # put B + C + D + E into A*

\triangleright Syntax:

add rd, rs, rt # destination, suorce1, source2 Exercise

 Assume that A, B, C, D, & E are stored in registers \$s0, … \$s4, rewrite the code using registers' names

> More Examples:

Using symbolic register names

• C code:

A = B + C + D; E = F - A;

• MIPS code:

add \$t0, \$s1, \$s2 add \$s0, \$t0, \$s3 sub \$s4, \$s5, \$s0

Why are register faster?

Where are the registers?

Memory Access

- Data transfer instructions are used to transfer data between registers and memory
- They must supply a memory address
- \triangleright Example
	- C Code
		- $g = h + A[8]$
	- Assumptions
		- Register \$s3 contains the base address of array A
		- \cdot 8 is the offset of the 8th element of the array
	- MIPS equivalent
		- lw $$t0, 8(Ss3)$ # Temporary register \$t0 gets A[8]
		- add $$s1, $s2, $t0 \t# g = h + A[8]$

Instruction Format

- Compromise between providing for larger addresses & constants in instruction and keeping all instructions the same length
- \triangleright Addresses needs more than 5-bits
	- Introduce a new type of instruction format for data transfer instructions (I-format)
	- We have two options:
		- Change instruction length for different types of instructions, or
		- Keep instruction length & change field format
		- Example: *lw \$t0, 32(\$s2)*

Memory Access

 \triangleright *lw* instruction can load words within $(+/-)$ 2¹⁵ immediately

- The meaning of the field (*\$rt*) changes:
	- for *lw*: destination register
	- for *sw*: source register

 \triangleright Each format is assigned a set of values of the opfield from which it recognizes how to treat the instruction (R- or I-format type) and how many operands are involved

Control Flow Instructions

- \triangleright The ability to make decisions
- \triangleright Change the control flow (i.e., "next" instruction to be executed)
- \triangleright Types:
	- Conditional
	- Unconditional
- \triangleright See Appendix for more comparison & branch instructions
- \triangleright In high-level languages, you don't have to write explicit labels
- Compilers create branches & labels that don't appear in the HLL \overline{a} \overline{a} \overline{a} \overline{a} \overline{a} \overline{a} \overline{a} \overline{a} \overline{a}

Unconditional Branches

Forms:

 j label # jump to label jr rs #jump to addr stored in register

Conditional Branches

Forms:

- *beq* (Branch on equal) *bne* (Branch on not equal) *slt* (Set on less than)
- Examples:

- *beq \$t0,\$t1,L # go to L if \$t0=\$t1*
- *slt \$t0,\$t1,\$t2 # \$t0=1 if \$t1<\$t2, \$t0=0 otherwise*

More Control Flow Instructions

 \triangleright Branch-if-less-than

slt \$t0,\$s1,\$s2 if \$s1 < \$s2 then \$t0 = 1

 else

\$t0 = 0

 \triangleright We can use this instruction to build *blt \$s1, \$s2, Label*

blt is a pseudo-instruction meaning "branch if less than"

- We can now build general control structures
- \triangleright Note that the assembler needs a register to do this

From C to MIPS – Array Manipulation

Arrays with Constant Index

- C code: *A[8] = h + A[8];*
- Equivalent MIPS code:
	- Assumptions:
		- *\$s3* contains starting address of the array *A*
		- *\$s2* contains the value of *h*

From C to MIPS – Logical Operations

 \triangleright Shifts Bitwise AND Bitwise OR Bitwise NOR

From C to MIPS – Logical Operations

\triangleright Shifts

- Left/right (*sll, srl*)
- Can be used to represent multiplication/division for multiples of 2
- \triangleright Example
	- *Sll \$t2, \$s0, 4 # reg \$t2 = reg \$s0 << 4 bits*
From C to MIPS – Logical Operations

Bitwise AND

- Bit by bit operation
- Leaves a 1 in the result only if both bits of the operands are 1
- Example:
	- Assumption
		- $$t2 = 0000 0000 0000 0000 0000 1101 0000 0000$
		- $$t1 = 0000 0000 0000 0000 0011 1100 0000 0000$
	- Operation
		-

and $$t0, $t1, $t2 \t # reg $t0 = reg $t1 \& reg $t2$

Result

 $$t0 = 0000 0000 0000 0000 0000 1100 0000 0000$

From C to MIPS – Logical Operations **> Bitwise OR**

- Bit by bit operation
- Leaves a 1 in the result only if any bit of the operands is 1
- Example:
	- Assumption

 $$t2 = 0000 0000 0000 0000 0000 1101 0000 0000$

 $$t1 = 0000 0000 0000 0000 0011 1100 0000 0000$

• Operation

or \$t0, \$t1, \$t2 # reg $$t0 = \text{reg $t1 | reg $t2$}$

Result

 $$t0 = 0000 0000 0000 0000 0011 1101 0000 0000$

From C to MIPS – Logical Operations

Bitwise NOR

- Bit by bit operation
- Inverse of OR
- Example:
	- Assumption

 $$t2 = 0000 0000 0000 0000 0000 1101 0000 0000$

 $$t1 = 0000 0000 0000 0000 0011 1100 0000 0000$

• Operation

and \$t0, \$t1, $$t2 \t# \text{reg $t0 = ~ (reg $t1 | reg $t2)$

Result

 $$t0 = 1111 1111 1111 1111 1100 00101111 1111$

From C to MIPS – Array Manipulation Exercise:

 What should change in the previous MIPS code for EACH OF the following Cstatements?

> *A[300] = h + A[300]; A[16] = h + A [8];* $A[i] = h + A[i];$

 Write the equivalent machine code in each case

From C to MIPS – Array Manipulation

Arrays with Variable Index

C code:

g = h + A [i];

Equivalent MIPS code

From C to MIPS – Array Manipulation

Arrays with Variable Index

C code:

g = h + A [i];

Equivalent MIPS code

• Assumption: *\$s4* contains *I*

From C to MIPS – Array Manipulation Arrays with Variable Index

C code:

 $g = h + A [i];$

- Equivalent MIPS code
	- Assumption: *\$s4* contains *i*

Multiply index by 4 due to byte addressing

Store the value in \$t1

*add \$t1, \$s4, \$s4 # \$t1 = 2 *i add* **\$t1, \$t1, \$t1** # \$t1 = 4 *i *# Base is stored in \$s3 # Get address of A[i] add \$t1, \$t1, \$s3 #\$t1=Address(A[i]) #Load A[i] into temporary register lw \$t0, 0(\$t1) # \$t0 = A[i] # Add A[i] to h add \$s1, \$s2, \$t0 # \$s1 = h + A[i] # \$s1 corresponds to g*

From C to MIPS - If-Statement ▶ C-Code: *if (i==j)* $h = i + j$; Equivalent MIPS Code: *bne \$s0, \$s1, Label add \$s3, \$s0, \$s1 Label:* \blacktriangleright **Assumptions:** *\$s0 = i \$s1 = j \$s3 = h*

From C to MIPS- If-else statement

 \triangleright C statement

if (i != j) f = g + h; else

 f = g - h; Equivalent MIPS code: *beq \$s0, \$s1, Else add \$s2, \$s3, \$s4 j Exit Else: sub \$s2, \$s3, \$s4 Exit: ...* ⁴⁵

Assumptions: $$s0 = i$
 $$s1 = j$
 $$s3 = g$ $\sqrt{$s^2=f}$ *\$s4 = h*

From C to MIPS – For Loops C-Code *for (; i != h; i = i+j)* **Assumptions:** $$s1 = g$ $$s2 = h$ $\sqrt{$s3 = i}$ $\sqrt{$s4 = j}$

\$s5 = base address of array A

g = g + a[i];

Equivalent MIPS code:

46

From C to MIPS – For Loops

C-Code

for (; i != h; i = i+j)

g = g + a[i];

Equivalent MIPS code:

Assumptions: $$s1 = g$ $$s2 = h$ $\sqrt{$s3 = i}$ $\sqrt{$s4 = j}$ *\$s5 = base address of array A*

Note: Check if this is not a do-while loop!!! And the same state of the state o

From C to MIPS – While Loop C-Code *while (a[i] == k)* $i = i + j$; MIPS Equivalent **Assumptions:** *\$s3 = i* $\sqrt{$s4=j}$ *\$s5 = k \$s6 = Base address of A*

 \rightarrow

From C to MIPS - Less Than Test

C-Code:

if (a < b) goto Less; Equivalent MIPS code : *slt \$t0, \$s0, \$s1 # \$t0=1 if \$s0 < \$s1 # (\$s0=a, \$s1=b)*

bne \$t0,\$zero,Less #goto Less if \$t0 \neq 0

From C to MIPS - Switch Statement

- The jump register*(jr)* instruction is used
- \triangleright Unconditional jump to the address given in the register
- **Possibilities**
	- Convert it into a group of nested *if-then-else* **statements**
	- Use a table of addresses *(jump address table)* for the instruction sequences and use an index to jump to the appropriate entry

From C to MIPS - Switch Statement

C-Code:

switch(k)

{ case 0: f = I + j; break; / k=0 */ case 1: f = g + h; break; /* k=1 */ case 2: f = g - h; break; /* k=2 */ case 3: f = I - j; break; /* k=3 */*

Steps:

}

- 1. Check that k in within limits, otherwise exit
- 2. From k, find out where to jump to (using index table)
- 3. After statement execution, jump to Exit label (break)

From C to MIPS - Switch Statement

Input/Output

 We are not going to discuss MIPS I/O instructions, except what is necessary to display messages on the console window **See examples**

- Execution of a procedure follows 6 steps
	- 1. Place parameters in a place where the procedure can access them
	- 2. Transfer control to the procedure
	- 3. Acquire storage resources to the procedure
	- 4. Perform desired task
	- 5. Place result in a place accessible by the calling program
	- 6. Return control to the point of origin

- MIPS register convention for procedures
	- \$a0-\$a3: 4 arguments registers to pass **parameneters**
	- \$v0-\$v1: 2 value registers to return values
	- \$ra: return address register to return to point of origin

MIPS instructions used with procedures

- jal: Jump & Link
	- Jump to an address & save address of the following instruction in \$ra register
- ir \$ra: Jump to return address
	- Jump to the address stored in \$ra

- What if more than 4 arguments need to be transferred?
	- Put it onto the stack
- Stack:
	- Needs a pointer (\$sp) to the most-recently allocated address, to show where the next procedure should be allocated
	- . \$sp grows from higher to lower address
		- Push: subtract from \$sp
		- Pop: Add to \$sp

Example: Leaf Procedure

Leaf procedure doesn't call other procedures

C Code

{

}

Int leaf_example (int g, int h, int I, int j)

int f; $f = (g + h) - (I + j)$ return f;

Example: Leaf Procedure(1)

MIPS Equivalent(1) Leaf example:

adjust stack to make room for 3 items #save \$t1 on stack $#$ save $$$ t0 on stack $#$ save \$s0 on stack $# $t0$ contains g + h $# $t1$ contains $1 + j$ $# f = $t0 - $t1 = (g+h)-(I-j)$ α # return result to calling point = f = (\$v0 =

Example: Leaf Procedure(2)

\triangleright MIPS Equivalent(2)

Procedure Call Frame

- Memory block associated with the call, usually saved onto stack
- \triangleright Includes
	- Argument values
	- Registers possibly modified by the procedure
	- Local variables
- **Stack frame:**
	- Stack block used to hold a procedure call frame
- Frame pointer (*\$fp*):
	- Points to the first word in the frame
- Stack pointer (*\$sp*):
	- Points to last word of the frame

High address

Before the call: 1. Pass the first 4 arguments to registers *\$a0-\$a3*. The system will take care of them 2. Remaining arguments, if any, should be pushed onto stack 3. Save caller-saved registers onto the stack as well, since the called function might use those registers and overwrite their contents 4. Perform *jal* instruction **Jump to callee's first instruction** Save return address in *\$ra* Low address \$fp \$sp **Stack** grow direction

- \triangleright Before execution of called procedure:
	- 1. Allocate memory for a stack frame
	- 2. Save callee-saved registers in the frame
	- 3. Update frame pointer

- Before returning from the procedure:
	- 1. Place return value, if any, in *\$v0* register
	- 2. Restore callee-saved registers by retrieving their saved contents from the stack
	- 3. Pop stack frame to free the memory used by the procedure
	- 4. Jump to the return address stored in *\$ra* 65

High address

Procedure Calls Review

Nested Procedures

 One procedure calls another, or calls itself (recursion) Example: Factorial C Code Int fact (int n) { if ($n < 1$) return 1; else return (n * fact (n-1)); }

Nested Procedures Example: Factorial

- MIPS Code
	- fact:

Procedure Calls Example

Example: Factorial

- Main calls Fact(10)
- Stack frame during call of **fact(7)**

Allocating New Data on Stack

- \triangleright Stack is used to store variables local to the procedure that don't fit in registers
- **> Some MIPS software use frame pointer \$fp to point** to the first word of the frame of a procedure to allow reference for local variables
- \triangleright \$fp offers a stable base register within a procedure for local memory reference

Allocating Space on the Heap

- \triangleright 0000 0000_{hex}:
	- First part of the low end is reserved by the system
- $\geq 0040000_{\text{hex}}$:
	- Followed by the text segment
- $\geq 1000 0000_{hex}$
	- Static data are above the text segment used for constants & other static variables
- $\geq 1000 8000_{\text{hex}}$
	- Heap hosts dynamic data structures (e.g. linked lists)
	- Stack starts in high-end of memory & grows down
	- Stack & heap grow in opposite **directions**

Review - Loading Programs for Execution

- 1. Determine size of text & data segments from executable file header
- 2. Create enough address space for program's text & data segments, in addition to a "stack segment"
- 3. Copy both instruction & data segments into address space
- 4. Copy arguments onto stack
- 5. Initialize Instruction register & stack pointer
- 6. Copy arguments from stack to registers
- 7. Call program's main routine
- 8. When returning from main program, terminate with exit system call
Review - MIPS instruction Formats

- \triangleright Simple instructions all 32 bits wide
- Very structured
- **Addresses are not 32 bits**
- \triangleright Only three instruction formats

Review - Branch instructions

bne \$t4,\$t5,Label # Next instruction is at Label if \$t4 \neq *\$t5 beq \$t4,\$t5,Label # Next instruction is at Label if \$t4 = \$t5*

 We could specify a register (like *lw* and *sw*) and add it to address

- Most branches are local (*principle of locality*)
- Use Instruction Address Register (PC = program counter)
- $>$ Jump instructions just use high order bits of PC • address boundaries of 256 MB

Review - Addressing

1. Register addressing:

Operands are registers

2. Base (Displacement addressing):

• Operand location =

register + constant (offset) in the instruction

- 3. Immediate addressing:
	- Operand is a constant within the instruction
- 4. PC-relative addressing:
	- Address = PC (program counter)

+ constant in the instruction

5. Pseudo addressing:

Jump address = 26 bits of the instruction

+ upper bits of the PC

 A single operation can use more than one addressing mode (e.g. *add, addi*)

Summary

- \triangleright Instruction complexity is only one variable
	- lower instruction count vs. higher CPI / lower clock rate
- **> Design Principles:**
	- Simplicity favors regularity
	- Smaller is faster
	- Good design demands compromise
	- Make the common case fast
- **Instruction set architecture**
	- A very important abstraction **COVID-1998**

Thank you

77